K. Bigou and A. Tisserand, Single Base Modular Multiplication for Efficient Hardware RNS Implementations of ECC, Conference on Cryptographic Hardware and Embedded Systems, pp.123-140, 2015.
DOI : 10.1007/978-3-662-48324-4_7

URL : https://hal.archives-ouvertes.fr/hal-01199155

D. Hankerson, A. J. Menezes, and S. Vanstone, Guide to elliptic curve cryptography, 2006.

A. Hariri and A. Reyhani-masoleh, Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2^m), IEEE Transactions on Computers, vol.58, issue.10, pp.1332-1345, 2009.
DOI : 10.1109/TC.2009.70

D. Harris, R. Krishnamurthy, M. Anders, S. Mathew, and S. Hsu, An Improved Unified Scalable Radix-2 Montgomery Multiplier, 17th IEEE Symposium on Computer Arithmetic (ARITH'05), pp.172-178, 2005.
DOI : 10.1109/ARITH.2005.9

M. Huang, K. Gaj, and T. El-ghazawi, New hardware architectures for montgomery modular multiplication algorithm. Computers, IEEE Transactions on, vol.60, issue.7, pp.923-936, 2011.

M. Huang, K. Gaj, S. Kwon, and T. El-ghazawi, An Optimized Hardware Architecture for the Montgomery Multiplication Algorithm, Lecture Notes in Computer Science, vol.4939, pp.214-228, 2008.
DOI : 10.1007/978-3-540-78440-1_13

K. Iwamura, T. Matsumoto, and H. Imai, Systolic-Arrays for Modular Exponentiation Using Montgomery Method, Lecture Notes in Computer Science, vol.658, pp.477-481, 1993.
DOI : 10.1007/3-540-47555-9_43

A. Joux, A one round protocol for tripartite diffie?hellman, Journal of Cryptology, vol.17, issue.4, pp.263-276, 2004.

N. Koblitz, Elliptic curve cryptosystems, Mathematics of Computation, vol.48, issue.177, pp.203-209, 1987.
DOI : 10.1090/S0025-5718-1987-0866109-5

N. Koblitz, Elliptic curve cryptosystems, Mathematics of Computation, vol.48, issue.177, pp.203-209, 1987.
DOI : 10.1090/S0025-5718-1987-0866109-5

C. Koç, T. Acar, B. S. Kaliski, and J. , Analyzing and comparing montgomery multiplication algorithms. Micro, IEEE, vol.16, issue.3, pp.26-33, 1996.

H. Kung, Why systolic architectures?, Computer, vol.15, issue.1, pp.37-46, 1982.
DOI : 10.1109/MC.1982.1653825

K. Lee, Algorithm and VLSI architecture design for H.264/AVC Inter Frame Coding, 2007.

K. Manochehri, S. Pourmozafari, and B. Sadeghian, Montgomery and rns for rsa hardware implementation, Computing and Informatics, vol.29, issue.5, pp.849-880, 2012.

V. Miller and V. S. Miller, Use of elliptic curves in cryptography Use of elliptic curves in cryptography, Advances in Cryptology ? CRYPTO '85 Proceedings, Lecture Notes in Computer Science Conference on the Theory and Application of Cryptographic Techniques, pp.417-426, 1985.

P. L. Montgomery, Modular multiplication without trial division, Mathematics of Computation, vol.44, issue.170, pp.519-521, 1985.
DOI : 10.1090/S0025-5718-1985-0777282-X

S. B. Ors, L. Batina, B. Preneel, and J. Vandewalle, Hardware implementation of a Montgomery modular multiplier in a systolic array, Proceedings International Parallel and Distributed Processing Symposium, p.8, 2003.
DOI : 10.1109/IPDPS.2003.1213341

G. Perin, D. G. Mesquita, and J. A. Martins, Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation, International Journal of Reconfigurable Computing, vol.42, issue.3, pp.61-610, 2011.
DOI : 10.1109/TC.2003.1228516

G. Reymond and V. Murillo, A hardware pipelined architecture of a scalable montgomery modular multiplier over gf(2m), 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig, pp.1-6, 2013.

R. Rivest, A. Shamir, and L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, vol.21, issue.2, pp.120-126, 1978.
DOI : 10.1145/359340.359342

R. L. Rivest, A. Shamir, and L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, vol.21, issue.2, pp.120-126, 1978.
DOI : 10.1145/359340.359342

A. F. Tenca and Ç. K. Koç, A Scalable Architecture for Montgomery Nultiplication, Cryptographic Hardware and Embedded Systems, First International Workshop, CHES'99, pp.94-108, 1999.
DOI : 10.1007/3-540-48059-5_10

M. Vucha and A. Rajawat, Design and FPGA Implementation of Systolic Array Architecture for Matrix Multiplication, International Journal of Computer Applications, vol.26, issue.3, pp.975-8887, 2011.
DOI : 10.5120/3084-4222