SoCLib: an open platform for virtual prototyping of multi-processors system on chip (webpage) ,
Metropolis: an integrated electronic system design environment, Computer, vol.36, issue.4, pp.45-52, 2003. ,
DOI : 10.1109/MC.2003.1193228
Domain Specific Modeling Methodology for Reconfigurable Networked Systems, pp.316-330, 2007. ,
DOI : 10.1007/978-3-540-75209-7_22
Timed Automata: Semantics, Algorithms and Tools, Lecture Notes on Concurrency and Petri Nets, pp.87-124, 2004. ,
DOI : 10.1007/978-3-540-27755-2_3
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.332.8701
A fully static scheduling approach for fast cycle accurate systemC simulation of MPSoCs, 2007 Internatonal Conference on Microelectronics, pp.35-39, 2007. ,
DOI : 10.1109/ICM.2007.4497671
URL : https://hal.archives-ouvertes.fr/hal-01311547
An MDA Approach for the Generation of Communication Adapters Integrating SW and FW Components from Simulink, Int. Conf. on Model Driven Engineering Languages and Systems, pp.353-369, 2014. ,
DOI : 10.1007/978-3-319-11653-2_22
Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003. ,
DOI : 10.1109/JPROC.2002.805829
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.8244
Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design, IEEE Transactions on Evolutionary Computation, vol.10, issue.3, pp.358-374, 2006. ,
DOI : 10.1109/TEVC.2005.860766
Communications matérielles-logicielles dans les systèmes sur puce orientés télécommunications (HW/SW communications in telecommunication oriented MPSoC), 2007. ,
A Model-Driven Design Framework for Massively Parallel Embedded Systems, ACM Transactions on Embedded Computing Systems, vol.10, issue.4, p.39, 2011. ,
DOI : 10.1145/2043662.2043663
Virtual yet precise prototyping : An automotive case study, ERTSS'2016, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01291888
Mapping a telecommunication application on a multiprocessor system-onchip, Algorithm-Architecture Matching for Signal and Image Processing, pp.53-77, 2011. ,
DOI : 10.1007/978-90-481-9965-5_3
Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design, Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development, 2017. ,
DOI : 10.5220/0006140600780089
URL : https://hal.archives-ouvertes.fr/hal-01447148
A highlevel debug environment for communication-centric debug, Proceedings of the Conference on Design, Automation and Test in Europe, pp.202-207, 2009. ,
DOI : 10.1109/date.2009.5090658
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.7032
The semantics of a simple language for parallel programming, Information Processing '74: IFIP Congress, pp.471-475, 1974. ,
A methodology for architecture exploration of heterogeneous signal processing systems, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), pp.197-207, 2001. ,
DOI : 10.1109/SIPS.1999.822323
AVATAR: A SysML Environment for the Formal Verification of Safety and Security Properties, 2011 11th Annual International Conference on New Technologies of Distributed Systems, 2011. ,
DOI : 10.1109/NOTERE.2011.5957992
Exploring embedded-systems architectures with Artemis, 20] Sodius Corporation. MDGen for SystemC, pp.57-63, 2001. ,
DOI : 10.1109/2.963445
A co-design approach for embedded system modeling and code generation with UML and MARTE, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.226-231, 2009. ,
DOI : 10.1109/DATE.2009.5090662
URL : https://hal.archives-ouvertes.fr/hal-00369036
Virtual Component Interface Standard (OCB 2 2.0), 2000. ,