System-level design for communication-centric task farm applications, 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, pp.1-8, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01568437
System-level design and virtual prototyping of a telecommunication application on a numa platform, 13th International Symposium on Reconfigurable Communication-centric Systems-onChip, pp.1-8, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01900182
Interactive presentation: An fpga design flow for reconfigurable network-based multi-processor systems on chip, Proc. DATE'07, EDA Consortium, pp.117-122, 2007. ,
A high-level debug environment for communication-centric debug, Proc. DATE'09, pp.202-207, 2009. ,
Taming heterogeneity -the Ptolemy approach, Proceedings of the IEEE, vol.91, issue.1, pp.127-144, 2003. ,
A methodology for architecture exploration of heterogeneous signal processing systems, VLSI Signal Processing, vol.29, issue.3, pp.197-207, 2001. ,
Metropolis: An integrated electronic system design environment, IEEE Computer, vol.36, issue.4, pp.45-52, 2003. ,
DOI : 10.1109/mc.2003.1193228
Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design, IEEE Evol. Comp, vol.10, issue.3, pp.358-374, 2006. ,
The semantics of a simple language for parallel programming, Information Processing, vol.74, pp.471-475, 1974. ,
Exploring embedded-systems architectures with artemis, IEEE Computer, vol.34, issue.11, pp.57-63, 2001. ,
DOI : 10.1109/2.963445
A co-design approach for embedded system modeling and code generation with UML and MARTE, pp.226-231, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00369036
A model-driven design framework for massively parallel embedded systems, ACM TECS, vol.10, issue.4, p.39, 2011. ,
An MDA approach for the generation of communication adapters integrating SW and FW components from simulink, MODELS'14, pp.353-369, 2014. ,
Domain specific modeling methodology for reconfigurable networked systems, MODELS'07, pp.316-330, 2007. ,
DOI : 10.1007/978-3-540-75209-7_22
, Network Systems Design Using Network Processors, 2003.
Modular on-chip multiprocessor for routing applications, Lecture Notes in Computer Science, vol.3149, pp.846-855, 2004. ,
DOI : 10.1007/978-3-540-27866-5_113
,
Model-Driven Performance Evaluation and Formal Verification for Multi-level Embedded System Design, Conferénce on Model-Driven Engineering and Software Development, 2017. ,
DOI : 10.5220/0006140600780089
URL : https://hal.archives-ouvertes.fr/hal-01447148
AVATAR: A SysML environment for the formal verification of safety and security properties, 2011. ,
Harmonizing safety, security and performance requirements in embedded systems, Design, Automation and Test in Europe (DATE'2019), 2019. ,
DOI : 10.23919/date.2019.8715124
Timed automata: Semantics, algorithms and tools, LNCS, vol.3098, pp.87-124, 2004. ,
DOI : 10.1007/978-3-540-27755-2_3
URL : http://www.seas.upenn.edu/~lee/09cis480/papers/by-lncs04.pdf
Modeling and Verifying Security Protocols with the Applied Pi Calculus and ProVerif, Now Foundations and Trends, 2016. ,
DOI : 10.1561/3300000004
URL : https://hal.inria.fr/hal-01423760/file/proverif.pdf
Virtual yet precise prototyping: An automotive case study, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01291888
, SoCLib: an open platform for virtual prototyping of multi-processors system on chip (webpage)
Virtual Component Interface Standard (OCB 2 2.0), 2000. ,
A generic hardware/software communication mechanism for multi-processor system on chip, targeting telecommunication applications, pp.237-242, 2006. ,
URL : https://hal.archives-ouvertes.fr/hal-01338252
Multi-level Latency Evaluation with an MDE Approach, Conference on Model-Driven Engineering and Software Development, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01670546
Mapping a telecommunication application on a multiprocessor system-on-chip, Algorithm-Architecture Matching for Signal and Image Processing, vol.73, pp.53-77, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-01287781
,
Measuring Memory Latency for Software Objects in a NUMA System-on-Chip Architecture, 8th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-01216503