Skip to Main content Skip to Navigation
Conference papers

A Model Compilation Approach for Optimized Implementations of Signal-Processing Systems

Abstract : To meet the computational and flexibility requirements of future 5G networks, the signal-processing functions of baseband stations and user equipments will be accelerated onto programmable, configurable and hard- wired components (e.g., CPUs, FPGAs, hardware accelerators). Such mixed architectures urge the need to automatically generate efficient implementations from high-level models. Existing model-based approaches can generate executable implementations of Systems-on-Chip (SoCs) by translating models into multiple SoC- programming languages (e.g., C/C++, OpenCL, Verilog/VHDL). However, these translations do not typically consider the optimization of non-functional properties (e.g., memory footprint, scheduling). This paper pro- poses a novel approach where system-level models are optimized and compiled into multiple implementations for different SoC architectures. We show the effectiveness of our approach with the compilation of UML/SysML models of a 5G decoder. Our solution generates both a software implementation for a Digital Signal Processor platform and a hardware-software implementation for a platform based on hardware Intellectual Property (IP) blocks. Overall, we achieve a memory footprint reduction of 80.07% in the first case and 88.93% in the second case.
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02287718
Contributor : Telecomparis Hal <>
Submitted on : Friday, September 13, 2019 - 5:15:52 PM
Last modification on : Friday, July 10, 2020 - 3:23:36 AM

Links full text

Identifiers

Citation

Andrea Enrici, Julien Lallet, Imran Latif, Ludovic Apvrille, Renaud Pacalet, et al.. A Model Compilation Approach for Optimized Implementations of Signal-Processing Systems. MODELSWARD 2018, Jan 2018, Funchal Madeira, Portugal. ⟨10.5220/0006534800250035⟩. ⟨hal-02287718⟩

Share

Metrics

Record views

38