J. Chase, The evolution of the Internet of Things, 2013.

I. Kazi, A ReRAM-based non-volatile flip-flop with sub-Vt read and CMOS voltage-compatible write, NEWCAS, 2013.

S. Onkaraiah, Bipolar ReRAM based non-volatile flip-flops for low-power architectures, NEWCAS, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01745498

E. Vianello, Resistive Memories for Ultra-Low-Power embedded computing design, 2014.

B. Govoreanu, 10x10nm2 Hf/HfOx Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation, Proc. of Electron Devices Meeting, 2012.

R. , A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology, ISSCC, 2014.

Y. Jung, MTJ based non-volatile flip-flop in deep submicrontechnology, ISOCC Tech. Dig, 2011.

N. Jovanovic, OxRAM-based non volatile flip-flop in 28nm FDSOI, NEWCAS, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02288534

N. Planes, 28nm FDSOI technology platform for high-speed lowvoltage digital applications, VLSI Technology Dig, pp.133-134, 2012.

C. , Balancing SET/RESET Pulse for >10 10 Endurance in HfO2/Hf 1T1R Bipolar RRAM, IEEE Transactions On Electron Devices, vol.59, pp.3243-3249, 2012.

N. Jovanovic, Design insights for reliable energy efficient nonvolatile flip-flop in 28nm FD-SOI, S3S, 2015.

S. Shigematsu, A 1-V high-speed MTCMOS circuit scheme for power-down application circuits, IEEE Journal of Solid-State Circuits, vol.32, issue.6, pp.861-869, 1997.