Pre-Silicon Embedded System Evaluation as new EDA for Security Verification - Archive ouverte HAL Access content directly
Conference Papers Year : 2018

Pre-Silicon Embedded System Evaluation as new EDA for Security Verification

Sofiane Takarabt
  • Function : Author
  • PersonId : 1198346
Secure and Safe Hardware
Département Communications & Electronique
Kais Chibani
  • Function : Author
Youssef Souissi
  • Function : Author
  • PersonId : 971834
Laurent Sauvage
Secure and Safe Hardware
Département Communications & Electronique
CV
Sylvain Guilley
Secure and Safe Hardware
Département Communications & Electronique
CV
Adrien Facon
  • Function : Author
Yves Mathieu
Secure and Safe Hardware
Département Communications & Electronique
CV

Domains

Engineering Sciences [physics] Electronics

TelecomParis HAL  : Connect in order to contact the contributor

https://hal.telecom-paris.fr/hal-02287930

Submitted on : Friday, September 13, 2019-5:30:20 PM

Last modification on : Tuesday, February 28, 2023-3:36:25 PM

Not file

Dates and versions

hal-02287930 , version 1 (13-09-2019)

Identifiers

  • HAL Id : hal-02287930 , version 1

Cite

Sofiane Takarabt, Kais Chibani, Youssef Souissi, Laurent Sauvage, Sylvain Guilley, et al.. Pre-Silicon Embedded System Evaluation as new EDA for Security Verification. International Verification and Security Workshop (IVSW), Jun 2018, Platja d’Aro, Spain. ⟨hal-02287930⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

INSTITUT-TELECOM PARISTECH UNIV-PARIS-SACLAY LTCI COMELEC SSH
54 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More