Skip to Main content Skip to Navigation
Conference papers

Using FPGA self-produced transients to emulate SETs for SER estimation

Fabio Batagin Armelin Lirida Alves de Barros Naviner 1, 2 Roberto d'Amore 
1 SSH - Secure and Safe Hardware
LTCI - Laboratoire Traitement et Communication de l'Information
2 COMELEC - Département Communications & Electronique
Document type :
Conference papers
Complete list of metadata
https://hal.telecom-paris.fr/hal-02288530
Contributor : TelecomParis HAL Connect in order to contact the contributor
Submitted on : Saturday, September 14, 2019 - 6:55:16 PM
Last modification on : Wednesday, November 3, 2021 - 6:19:04 AM

Identifiers

  • HAL Id : hal-02288530, version 1

Collections

INSTITUT-TELECOM | PARISTECH | UNIV-PARIS-SACLAY | LTCI | COMELEC | SSH

Citation

Fabio Batagin Armelin, Lirida Alves de Barros Naviner, Roberto d'Amore. Using FPGA self-produced transients to emulate SETs for SER estimation. Proceedings of IEEE Latin American Test Symposium (LATS), Mar 2018, São Paulo, SP, Brazil. ⟨hal-02288530⟩

Export

BibTeX TEI DC DCterms EndNote Datacite

Share

Metrics

Record views

16