C. Arnaud and P. Fouque, Timing attack against protected RSA-CRT implementation used in PolarSSL, Cryptographers' Track at the RSA Conference, pp.18-33, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01094300

A. Bauer, E. Jaulmes, V. Lomné, E. Prouff, and T. Roche, Side-channel attack against rsa key generation algorithms, International Workshop on Cryptographic Hardware and Embedded Systems, pp.223-241, 2014.

J. Daniel and . Bernstein, Cache-timing attacks on AES, 2005.

W. Joppe, C. Bos, W. Hubain, P. Michiels, and . Teuwen, Differential computation analysis: Hiding your white-box designs is not enough, International Conference on Cryptographic Hardware and Embedded Systems, pp.215-236, 2016.

A. Bouvet, N. Bruneau, A. Facon, S. Guilley, and D. Marion, Give me your binary, I'll tell you if it leaks, vol.04, pp.1-4, 2018.

E. Brier, C. Clavier, and F. Olivier, Correlation power analysis with a leakage model, International Workshop on Cryptographic Hardware and Embedded Systems, pp.16-29, 2004.
URL : https://hal.archives-ouvertes.fr/hal-02487026

L. Groot-bruinderink, A. Hülsing, T. Lange, and Y. Yarom, Flush, Gauss, and reload -A cache attack on the BLISS lattice-based signature scheme, International Conference on Cryptographic Hardware and Embedded Systems, pp.323-345, 2016.

B. B. Brumley and N. Tuveri, Remote Timing Attacks Are Still Practical, Lecture Notes in Computer Science, vol.6879, pp.355-371, 2011.

J. Coron, Resistance against differential power analysis for elliptic curve cryptosystems, International Workshop on Cryptographic Hardware and Embedded Systems, pp.292-302, 1999.

M. Dugardin, S. Guilley, J. Danger, Z. Najm, and O. Rioul, Correlated Extra-Reductions Defeat Blinded Regular Exponentiation, Cryptographic Hardware and Embedded Systems -CHES 2016 -18th International Conference, vol.9813, pp.3-22, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01362463

A. Facon, S. Guilley, M. Lec'hvien, A. Schaub, and Y. Souissi, Detecting cache-timing vulnerabilities in post-quantum cryptography algorithms, 2018 IEEE 3rd International Verification and Security Workshop (IVSW), pp.7-12, 2018.

K. Itoh, T. Izu, and M. Takenaka, Address-bit differential power analysis of cryptographic schemes ok-ecdh and ok-ecdsa, International Workshop on Cryptographic Hardware and Embedded Systems, pp.129-143, 2002.

K. Itoh, T. Izu, and M. Takenaka, A practical countermeasure against address-bit differential power analysis, International Workshop on Cryptographic Hardware and Embedded Systems, pp.382-396, 2003.

C. Paul and . Kocher, Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems, Annual International Cryptology Conference, pp.104-113, 1996.

C. Paul, J. Kocher, and B. Jaffe, Differential power analysis, Lecture Notes in Computer Science, vol.1666, pp.388-397, 1999.

T. Le, C. Canovas, and J. Clédiere, An overview of side channel analysis attacks, Proceedings of the 2008 ACM symposium on Information, computer and communications security, pp.33-43, 2008.

Y. Nakano, Y. Souissi, R. Nguyen, L. Sauvage, J. Danger et al., A pre-processing composition for secret key recovery on android smartphone, IFIP International Workshop on Information Security Theory and Practice, pp.76-91, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01400921

A. Dag, A. Osvik, E. Shamir, and . Tromer, Cache attacks and countermeasures: the case of AES, Cryptographers Track at the RSA Conference, pp.1-20, 2006.

Y. Yarom and N. Benger, Recovering OpenSSL ECDSA nonces using the FLUSH+RELOAD cache side-channel attack, IACR Cryptology ePrint Archive, p.140, 2014.

Y. Yarom and K. Falkner, FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack, USENIX Security Symposium, pp.719-732, 2014.