Skip to Main content Skip to Navigation
Conference papers

Test Sequence Generation From Formally Verified SysML Models

Abstract : Test generation has been acknowledged as a cost-prone activity reducing productivity and time to market. The expected benefits of Model Based Systems Engineering include automated generation of test sequences from models. The paper proposes verification solutions for the System Modeling Language (SysML). In particular, the paper shows how to link test generation to formal verification. The proposed algorithms are implemented by the free software TTool. Two case studies support discussion on conformance and interoperability testing, respectively.
Complete list of metadata

Cited literature [25 references]  Display  Hide  Download
Contributor : Ludovic Apvrille Connect in order to contact the contributor
Submitted on : Tuesday, October 29, 2019 - 2:45:17 PM
Last modification on : Wednesday, November 3, 2021 - 6:20:46 AM
Long-term archiving on: : Thursday, January 30, 2020 - 7:32:04 PM


Files produced by the author(s)


  • HAL Id : hal-02337493, version 1


Pierre de Saqui-Sannes, Ludovic Apvrille. Test Sequence Generation From Formally Verified SysML Models. Asia-Pacific Software Engineering Conference (APSEC'2019), Feb 2019, Stuttgart, Germany. ⟨hal-02337493⟩



Record views


Files downloads