A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators

Chadi Jabbour; H. Fakhoury; V. T. Nguyen; P. Loumeau

Conference papers

A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators

Chadi Jabbour ^{1, 2} H. Fakhoury ^{1, 2} V. T. Nguyen ^{1, 2} P. Loumeau ^{1, 2}

1 C2S - Circuits et Systèmes de Communication

LTCI - Laboratoire Traitement et Communication de l'Information

2 COMELEC - Département Communications & Electronique

Abstract : This paper presents a novel methodology to design multiplierless digital filters. It is very simple to implement and allows to optimize the order and the number of adders of the filter. The technique was employed to design two decimators for a 640 MHz-12 bits and a 26 MHz- 13 bits Delta Sigma Analog to Digital converters ( ADCs). The filters were synthesized in a 65 nm CMOS process. Their power consumption and die are are (12.54 mW, 0.075 mm2) for the first decimator and (110.2 W , 0.051 mm2) for the second. This is very well positionned in the state of art and thus proves the efficiency of the proposed methodology.

Keywords : FIR design CSD

Document type :

Conference papers

Domain :

Engineering Sciences [physics] / Electronics

Complete list of metadata

https://hal.telecom-paris.fr/hal-02411847
Contributor : Telecomparis Hal Connect in order to contact the contributor
Submitted on : Sunday, December 15, 2019 - 12:34:37 PM
Last modification on : Tuesday, October 19, 2021 - 11:15:13 AM

A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators

Identifiers

Collections

Citation

Export

Metrics

18

A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators

Identifiers

Collections

Citation

Export

Share

Metrics

18