A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators - Télécom Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators

Résumé

This paper presents a novel methodology to design multiplierless digital filters. It is very simple to implement and allows to optimize the order and the number of adders of the filter. The technique was employed to design two decimators for a 640 MHz-12 bits and a 26 MHz- 13 bits Delta Sigma Analog to Digital converters ( ADCs). The filters were synthesized in a 65 nm CMOS process. Their power consumption and die are are (12.54 mW, 0.075 mm2) for the first decimator and (110.2 W , 0.051 mm2) for the second. This is very well positionned in the state of art and thus proves the efficiency of the proposed methodology.

Mots clés

Domaines

Electronique
Fichier non déposé

Dates et versions

hal-02411847 , version 1 (15-12-2019)

Identifiants

  • HAL Id : hal-02411847 , version 1

Citer

Chadi Jabbour, Hussein Fakhoury, V. T. Nguyen, Patrick Loumeau. A Novel Design Methodology for Multiplierless Filters Applied on Delta Sigma Decimators. International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2011, Beirut, Lebanon. ⟨hal-02411847⟩
12 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More