Skip to Main content Skip to Navigation
Conference papers

A Low Power RC Time Constant Auto-tuning circuit for RC-integrators in High Linearity Continuous-Time Delta Sigma modulators

Abstract : This paper presents the design of a low power RC time constant tuning circuit for high linearity 5th order continuous time Delta Sigma modulator used in LTE-A application with 40MHz bandwidth. This auto-tuning system contains an analog integrator, a voltage comparator, and a digital tuning engine performed by a clock generator, a register and a counter which generate a control word that sets a programmable capacitors bank to obtain an RC time constant accuracy better than ±2%. It resolves process variations issues which could result in up to ±30% of RC time constant uncertainty and degrade the Delta Sigma modulators SNDR. The system has been designed in a 65nm CMOS technology with 1.2 V supply voltage and power consumption is less than 200μW.
Document type :
Conference papers
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02411885
Contributor : Telecomparis Hal <>
Submitted on : Sunday, December 15, 2019 - 12:36:15 PM
Last modification on : Wednesday, September 30, 2020 - 8:54:14 AM

Identifiers

  • HAL Id : hal-02411885, version 1

Citation

C. Ouffoue, V. T. Nguyen, Chadi Jabbour, H. Fakhoury, P. Loumeau. A Low Power RC Time Constant Auto-tuning circuit for RC-integrators in High Linearity Continuous-Time Delta Sigma modulators. IEEE International NEWCAS Conference, Jun 2012, Montreal, Canada. pp.281-284. ⟨hal-02411885⟩

Share

Metrics

Record views

20