Design Methodology of an ASIC TRNG based on an open-loop delay chain

Molka Ben Romdhane; Jean-Luc Danger; Tarik Graba; yves Mathieu

doi:10.1109/NEWCAS.2013.6573654

Conference papers

Design Methodology of an ASIC TRNG based on an open-loop delay chain

Molka Ben Romdhane ^{1, 2} Jean-Luc Danger ^{1, 2} Tarik Graba ^{1, 2} yves Mathieu ^{1, 2}

1 SSH - Secure and Safe Hardware

LTCI - Laboratoire Traitement et Communication de l'Information

2 COMELEC - Département Communications & Electronique

Keywords : TRNG ASIC FPGA AIS-31

Document type :

Conference papers

Domain :

Engineering Sciences [physics] / Electronics

Complete list of metadata

https://hal.telecom-paris.fr/hal-02411986
Contributor : TelecomParis HAL Connect in order to contact the contributor
Submitted on : Sunday, December 15, 2019 - 12:40:31 PM
Last modification on : Thursday, November 18, 2021 - 1:02:02 PM

Design Methodology of an ASIC TRNG based on an open-loop delay chain

Identifiers

Collections

Citation

Export

Metrics

20

Design Methodology of an ASIC TRNG based on an open-loop delay chain

Identifiers

Collections

Citation

Export

Share

Metrics

20