Side-channel leakage on silicon substrate of CMOS cryptographic chip

Daisuke Fujimoto; Daichi Tanaka; Noriyuki Miura; Makoto Nagata; Yu-Ichi Hayashi; Naofumi Homma; Shivam Bhasin; Jean-Luc Danger

doi:10.1109/HST.2014.6855564

Conference papers

Side-channel leakage on silicon substrate of CMOS cryptographic chip

Daisuke Fujimoto Daichi Tanaka Noriyuki Miura Makoto Nagata Yu-Ichi Hayashi Naofumi Homma ^{1, 2} Shivam Bhasin ^{1, 2} Jean-Luc Danger ^{1, 2}

1 SSH - Secure and Safe Hardware

LTCI - Laboratoire Traitement et Communication de l'Information

2 COMELEC - Département Communications & Electronique

Document type :

Conference papers

Domain :

Engineering Sciences [physics] / Electronics

Complete list of metadatas

https://hal.telecom-paris.fr/hal-02412069
Contributor : Telecomparis Hal <>
Submitted on : Sunday, December 15, 2019 - 12:44:14 PM
Last modification on : Wednesday, September 30, 2020 - 8:54:16 AM

Side-channel leakage on silicon substrate of CMOS cryptographic chip

Identifiers

Collections

Citation

Export

Metrics

52

Side-channel leakage on silicon substrate of CMOS cryptographic chip

Identifiers

Collections

Citation

Export

Share

Metrics

52