A. D. Pimentel, Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration, IEEE Design & Test, vol.34, pp.77-90, 2017.

, From Webscale to Telco, the Cloud Native Journey, 5G-PPP Software Network Working Group, 2018.

C. Chang, C. Chen, and C. King, Using integer linear programming for instruction scheduling and register allocation in multi-issue processors, Computers & Mathematics with Applications, vol.34, issue.9, 1997.

S. Shlomit and . Pinter, Register allocation with instruction scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation (PLDI '93), pp.248-257

K. Rosvall and I. Sander, A constraint-based design space exploration framework for real-time applications on MPSoCs, DATE, 6 pages, 2014.

S. Prakashand and A. Parker, SOS: Synthesis of Application Specific Heterogeneous Multiprocessor Systems, Journal of Parallel and Distributed Computing, pp.338-351, 1992.

C. Lee, M. Potkonjak, and W. Wolf, System-Level Synthesis of Application-Specific Systems Using A Search and Generalized Force-Directed Heuristics, ISSS, pp.2-7, 1996.

A. Bender, MILP based Task Mapping for Heterogeneous Multiprocessor Systems, EURO-DAC, pp.190-197, 1996.

Y. Liand and W. H. Wolf, Hardware/Software Co-Synthesis with Memory Hierarchies, pp.1405-1417, 1999.

A. Bonfietti, M. Lombardi, M. Milano, and L. Benini, Maximumthroughput mapping of SDFGs on multi-core SoC platforms, J. Parallel Distrib. Comput, vol.73, issue.10, pp.1337-1350, 2013.

K. Kuchcinski, Embedded System Synthesis by Timing Constraint Solving, IEEE Transactions on CAD, pp.537-551, 1994.

M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano, Communication-aware allocation and scheduling framework for streamoriented multi-processor systems-on-chip, 2006.

J. Axelsson, Architecture Synthesis and Partitioning of Real-Time Synthesis: a Comparison of 3 Heuristic Search Strategies, CODES/CASHE, pp.161-166, 1997.

P. Eles, Z. Peng, K. Kuchcinski, A. Doboliand, and P. Pop, Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems, pp.132-139, 1998.

F. Guderian, R. Schaffer, and G. Fettweis, Administration-and communication-aware IP core mapping in scalable multiprocessor systemon-chips via evolutionary computing, IEEE Congress on Evolutionary Computation, pp.1-8, 2012.

J. Lin, A. Gerstlauer, and B. L. , Evans: Communication-aware Heterogeneous Multiprocessor Mapping for Real-time Streaming Systems, J. Signal Process. Syst, vol.69, issue.3, 2012.

C. Chou and R. Marculescu, Contention-aware application mapping for Network-on-Chip communication architectures, pp.164-180, 2008.

I. Akturk and O. Ozturk, ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips, 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp.514-518, 2013.