P. Chi, S. Li, C. Xu, T. Zhang, J. Zhao et al., Prime: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory, ACM SIGARCH Computer Architecture News, vol.44, issue.3, pp.27-39, 2016.

S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald et al., MAGICâ??memristoraided logic, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.61, issue.11, pp.895-899, 2014.

S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny et al., Memristor-based material implication (IMPLY) logic: Design principles and methodologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.22, issue.10, pp.2054-2066, 2014.

N. Talati, S. Gupta, P. Mane, and S. Kvatinsky, Logic design within memristive memories using memristor-aided logic (MAGIC), IEEE Transactions on Nanotechnology, vol.15, issue.4, pp.635-650, 2016.

X. Fang and Y. Tang, Circuit analysis of the memristive stateful implication gate, Electronics Letters, vol.49, issue.20, pp.1282-1283, 2013.

K. Ali, M. Rizk, A. Baghdadi, J. Diguet, and J. Jomaah, Crossbar Memory Architecture Performing Memristor Overwrite Logic, proc. of the International Conference on Electronics Circuits and Systems (ICECS), 2019.
URL : https://hal.archives-ouvertes.fr/hal-02502460

J. J. Yang, D. B. Strukov, and D. R. Stewart, Memristive devices for computing, Nature Nanotechnology, vol.8, issue.1, p.13, 2013.

M. A. Zidan, H. A. Fahmy, M. M. Hussain, and K. N. Salama, Memristor-based memory: The sneak paths problem and solutions, Microelectronics Journal, vol.44, issue.2, pp.176-183, 2013.

Y. Cassuto, S. Kvatinsky, and E. Yaakobi, Sneak-path constraints in memristor crossbar arrays, proc. of the IEEE International Symposium on Information Theory (ISIT), pp.156-160, 2013.

S. Shin, K. Kim, and S. Kang, Analysis of passive memristive devices array: Data-dependent statistical model and self-adaptable sense resistance for RRAMs, Proceedings of the IEEE, vol.100, issue.6, pp.2021-2032, 2012.

S. Ikeda, K. Miura, H. Yamamoto, K. Mizunuma, H. Gan et al., A perpendicularanisotropy CoFeB-MgO magnetic tunnel junction, Nature materials, vol.9, issue.9, p.721, 2010.

Y. Wang, Y. Zhang, E. Deng, J. Klein, L. A. Naviner et al., Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses, Microelectronics Reliability, vol.54, issue.9, pp.1774-1778, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01216431

Y. Wang, H. Cai, L. A. Naviner, Y. Zhang, J. Klein et al., Compact thermal modeling of spin transfer torque magnetic tunnel junction, Microelectronics Reliability, vol.55, issue.9, pp.1649-1653, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01216419

L. Fick and D. Fick, Introduction to compute-in-memory, 2019 IEEE Custom Integrated Circuits Conference (CICC), pp.1-65, 2019.

P. Thangkhiew, R. Gharpinde, D. N. Yadav, K. Datta, and I. Sengupta, Efficient implementation of adder circuits in memristive crossbar array, pp.207-212, 2017.

R. Gharpinde, P. L. Thangkhiew, K. Datta, and I. Sengupta, A scalable in-memory logic synthesis approach using memristor crossbar, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.26, issue.2, pp.355-366, 2018.

P. L. Thangkhiew, R. Gharpinde, P. V. Chowdhary, K. Datta, and I. Sengupta, Area efficient implementation of ripple carry adder using memristor crossbar arrays," in the proc, of the International Design & Test Symposium, pp.142-147, 2016.