Skip to Main content Skip to Navigation
Conference papers

On-the-Fly Syndrome Check for LDPC Decoders

Abstract : Modern VLSI decoders for low-density parity- check (LDPC) codes require high throughput performance while achieving high energy efficiency on the smallest possible footprint. In this paper we present a valuable optimization to the processing step known as syndrome check. After each decoding iteration the updated posterior values are used to verify the validity of the codeblock and halt the decoding task. We partition this task and perform it on-the-fly in order to speed up the total task latency and eliminate hardware components. We present results for applying this technique to an LDPC decoder for the IEEE 802.11n standard.
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02893137
Contributor : Renaud Pacalet <>
Submitted on : Wednesday, July 8, 2020 - 9:28:29 AM
Last modification on : Thursday, September 24, 2020 - 3:24:53 PM

Identifiers

Citation

Erick Amador, Raymond Knopp, Renaud Pacalet, Vincent Rezard. On-the-Fly Syndrome Check for LDPC Decoders. 2010 6th International Conference on Wireless and Mobile Communications (ICWMC), Sep 2010, Valencia, France. pp.33-37, ⟨10.1109/ICWMC.2010.69⟩. ⟨hal-02893137⟩

Share

Metrics

Record views

19