Dynamic Power Management on LDPC Decoders - Télécom Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

Dynamic Power Management on LDPC Decoders

Erick Amador
  • Fonction : Auteur
  • PersonId : 902037
Raymond Knopp
Renaud Pacalet

Résumé

This paper presents a dynamic power management strategy for the iterative decoding of low-density parity-check (LDPC) codes. We propose an online algorithm for adjusting the operation of a power manageable decoder. Decision making is based upon the monitoring of a convergence metric independent from the message computation kernel. Furthermore we analyze the feasibility of a VLSI implementation for such algorithm. Up to 54% savings in energy were achieved with a relatively low loss on error-correcting performance.
Fichier non déposé

Dates et versions

hal-02893140 , version 1 (08-07-2020)

Identifiants

Citer

Erick Amador, Raymond Knopp, Vincent Rezard, Renaud Pacalet. Dynamic Power Management on LDPC Decoders. 2010 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Jul 2010, Lixouri, France. pp.416-421, ⟨10.1109/ISVLSI.2010.70⟩. ⟨hal-02893140⟩
20 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More