Hardware Optimized Sample Rate Conversion for Software Defined Radio - Archive ouverte HAL Access content directly
Conference Papers Year :

Hardware Optimized Sample Rate Conversion for Software Defined Radio

Raymond Knopp
  • Function : Author
  • PersonId : 874088
Renaud Pacalet

Abstract

The evolution towards applications with increasing functionalities leads to the need of high flexible systems that support a high number of different standards while decreasing the required hardware space. Therefore a high configurable platform being able to handle a multitude of standards is needed. One main issue is the tradeoff between performance and space consumption. We present a generic, flexible, fractional and hardware optimized SRC architecture in the context of SDR, providing one architecture to process up to 8 different complex channels. The solution is based on bandlimited interpolation and allows processing by supporting a 1Hz resolution of the sampling rates.
Not file

Dates and versions

hal-02893158 , version 1 (08-07-2020)

Identifiers

  • HAL Id : hal-02893158 , version 1

Cite

Carina Schmidt-Knorreck, Raymond Knopp, Renaud Pacalet. Hardware Optimized Sample Rate Conversion for Software Defined Radio. WSR 2010, 6th Karlsruhe Workshop on Software Radios, Mar 2010, Karlsruhe, Germany. ⟨hal-02893158⟩
20 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More