Skip to Main content Skip to Navigation
Conference papers

Assisting abstraction and verification of IP modules by control-data slicing

Waseem Muhammad 1, 2 Sophie Coudert 1, 2 Rabéa Ameur-Boulifa 1, 2 Renaud Pacalet 1, 2
2 LabSoC - System on Chip
LTCI - Laboratoire Traitement et Communication de l'Information
Abstract : Functional verification of hardware modules is growing to be challenging due to strict timing requirements, power limitation and time-to-market pressure in design process. Removal of irrelevant information by abstraction of hardware computations has been used by the experts to speed up the verification process. We introduce a register transfer level (RTL) control-data slicing approach in intellectual property (IP) mod- ules to assist formal verification and simulation based validation approaches by removing irrelevant information and reduce state space for model checking and save cycles for simulations. In this paper a control-data separation solution is presented based on slicing of RTL models. Slicing is helpful to identify and separate control state machine from data processing of the IP module to be used for static verification of the critical timing behaviors of the module. The data processing separated from critical control state machine is abstracted to improve verification by simulation without loss of timing information.
Complete list of metadatas
Contributor : Renaud Pacalet <>
Submitted on : Wednesday, July 8, 2020 - 9:39:29 AM
Last modification on : Friday, July 31, 2020 - 11:28:04 AM



Waseem Muhammad, Sophie Coudert, Rabéa Ameur-Boulifa, Renaud Pacalet. Assisting abstraction and verification of IP modules by control-data slicing. TENCON 2009. 2009 IEEE Region 10 Conference, Jan 2009, Singapore, France. pp.1-6, ⟨10.1109/TENCON.2009.5395936⟩. ⟨hal-02893162⟩



Record views