Skip to Main content Skip to Navigation
Conference papers

Fast Simulation Techniques for Design Space Exploration

Abstract : This paper addresses a UML based toolkit for performing e cient system-level design space exploration of System-On-Chip. An innovative simulation strategy to significantly reduce simulation time is introduced. The basic idea is to take benefit from high level descriptions of applications by processing transactions spanning potentially hundreds of clock cycles as a whole. When a need for inter task synchronization arises, transactions may be split into smaller chunks. The simulation engine is therefore predictive and supports backward execution thanks to transaction truncation. Thus, simulation granularity adapts automatically to application requirements. This paper also highlights the benefits of TTool, an open-source toolkit that fully integrates the aforementioned simulation engine. Emphasis is more particularly put on procedures taking place under the hood after having pushed the simulation button of the tool. Finally, the new simulation strategy is assessed and compared to an earlier cycle-based version of the simulation engine.
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download
Contributor : Renaud Pacalet Connect in order to contact the contributor
Submitted on : Wednesday, July 8, 2020 - 9:54:22 AM
Last modification on : Saturday, April 9, 2022 - 11:02:01 AM
Long-term archiving on: : Monday, November 30, 2020 - 1:45:19 PM


Files produced by the author(s)


  • HAL Id : hal-02893190, version 1


Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet. Fast Simulation Techniques for Design Space Exploration. International Conference on Objects, Components, Models and Patterns (TOOLS EUROPE 2009), 2009, Zurich, Switzerland. ⟨hal-02893190⟩



Record views


Files downloads