Skip to Main content Skip to Navigation
Conference papers

Application Specific Processors for Multimedia Applications

Muhammad Rashid 1, 2 Ludovic Apvrille 1, 2 Renaud Pacalet 1, 2
1 LabSoC - System on Chip
LTCI - Laboratoire Traitement et Communication de l'Information
Abstract : A well-known challenge during processor design is to obtain best possible results for a typical target applica- tion domain by combining flexibility and computational performance. ASIPs (Application Specific Instruction Set Processors) provide a tradeoff between generality of processor (flexibility) and its physical characteristics (computational performance and silicon area). This paper evaluates an ASIP design methodology based on the extension of an existing instruction set and architecture described with LISA 2.0 language. The objective is to accelerate the ASIPs design process by using partially predefined, configurable RISC-like em- bedded processor cores that can be quickly tuned to given applications by means of ISE (Instruction Set Extension) techniques. A case study demonstrates the methodological approach for the JPEG algorithm and motion estimation encoding algorithm of H.264 encod- ing standard.
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02893218
Contributor : Renaud Pacalet <>
Submitted on : Wednesday, July 8, 2020 - 10:08:51 AM
Last modification on : Tuesday, August 4, 2020 - 9:02:52 AM

Links full text

Identifiers

Citation

Muhammad Rashid, Ludovic Apvrille, Renaud Pacalet. Application Specific Processors for Multimedia Applications. 2008 IEEE 11th International Conference on Computational Science and Engineering (CSE), Jul 2008, Sao Paulo, France. pp.109-116, ⟨10.1109/CSE.2008.26⟩. ⟨hal-02893218⟩

Share

Metrics

Record views

21