Skip to Main content Skip to Navigation
Conference papers

Reconfigurable DSP Architectures for SDR Applications

Abstract : Addition of new bands, modes and services in mobile devices means the use of software defined radio (SDR) in the upcoming wireless devices is inevitable. To realize SDR, a common flexible hardware plat- form is required that supports transmission and reception of the existing radio access technologies. Air-interface and analog/digital conversions make a key part of SDR hardware both on transmitter and receiver. Front end processing block (FEP) of SDR consists of processing blocks required at the air-interface including Time/Frequency conversions, Dot-Products, Energy and Max calculations. We propose a flexible yet efficient hardware design for FEP that will furnish the front-end-functionality requirements of 2G, 3G, 4G, broadcast communication and wireless-LAN standards.
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02893219
Contributor : Renaud Pacalet <>
Submitted on : Wednesday, July 8, 2020 - 10:09:53 AM
Last modification on : Sunday, August 2, 2020 - 4:53:53 AM

Identifiers

Citation

Najam-Ul-Islam Muhammad, Karim Khalfallah, Raymond Knopp, Renaud Pacalet. Reconfigurable DSP Architectures for SDR Applications. 2007 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07), Dec 2007, Marrakech, France. pp.971-974, ⟨10.1109/ICECS.2007.4511154⟩. ⟨hal-02893219⟩

Share

Metrics

Record views

20