G. D. Forney and J. , The Viterbi Algorithm, Proceedings of The IEEE, vol.61, pp.268-278, 1978.

H. Lou, Viterbi decoder design for the IS-95 CDMA forward link, Vehicular Technology Conference, vol.2, pp.1346-1350, 1996.

B. Sklar, Digital Communications-Fundamentals and Applications, 1988.

H. Robert and . Morelos-zaragoza, The Art of Error Correcting Coding

J. L. Massey, Coding and Modulation in Digital Communications, Proc. Int. Zurich Seminar on Dig. Comm, issue.4, pp.2-3, 1974.

I. M. Onyszchuk, K. Cheung, and O. Collins, Quantization Loss in Convolutional Decoding, IEEE Trans. Comm, vol.441, issue.2, pp.261-265, 1993.

I. Bogdan, M. Munteanu, P. A. Ivey, N. L. Seed, and N. Powell, Power Reduction Techniques for a Viterbi Decoder Implementation, ESPLD 2000, Third International Workshop, pp.28-48, 2000.

M. Biver, H. Kaeslin, and C. Tommasini, Inplace updating of path metrics in Viterbi decoders, IEEE Journal of Solid-State Circuits, vol.24, issue.4, pp.1158-1159, 1989.

C. , B. Shung, P. H. Siegel, G. Ungerboeck, K. Hemant et al., VLSI Architectures for Metric Normalization in Viterbi Algorithm, IEEE, pp.1723-1728, 1990.

K. Chadha and J. Cavallaro, A Reconfigurable Viterbi Decoder Architecture, Conference Record of the Asilomar Conference on Signals, vol.1, pp.66-71

J. Cavallaro and M. Vaya, VITURBO: A Reconfigurable Architecture for Viterbi and Turbo Decoding, ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing -Proceedings, vol.2, pp.497-500

S. Swaminathan, R. Tessier, D. Goeckel, and W. Burlesson, A Dynamically Reconfigurable Adaptive Viterbi Decoder, ACM/SIGDA International Symposium on Field Programmable Gate Arrays -FPGA, pp.227-236