Skip to Main content Skip to Navigation
Conference papers

CMOS structures suitable for secured hardware

Abstract : Unsecured electronic circuits leak physical syndromes correlated to the data they handle. Side-channels attacks, like SPA or DPA, exploit this information leakage. We provide balanced and memoryless CMOS structures for a 2-input secured NAND gate.
Complete list of metadatas

https://hal.telecom-paris.fr/hal-02893279
Contributor : Renaud Pacalet <>
Submitted on : Wednesday, July 8, 2020 - 10:32:40 AM
Last modification on : Friday, October 16, 2020 - 4:38:33 PM

Identifiers

Citation

S. Guilley, P. Hoogvorst, Y. Mathieu, Renaud Pacalet, J. Provost. CMOS structures suitable for secured hardware. Design, Automation and Test in Europe Conference and Exhibition, Feb 2004, Paris, France. pp.1414-1415, ⟨10.1109/DATE.2004.1269113⟩. ⟨hal-02893279⟩

Share

Metrics

Record views

26