Efficient and Exact Design Space Exploration for Heterogeneous and Multi-Bus Platforms - Télécom Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2020

Efficient and Exact Design Space Exploration for Heterogeneous and Multi-Bus Platforms

Résumé

Design Space Exploration of data-flow Systems-on-Chip either focuses on classical shared bus or on complex network-on-chip (NoC) architectures. A lack of research work exists that targets segmented bus architectures. These offer performance improvements (latency, power consumption) with respect to a shared bus, while employing much simpler communication structures and algorithms than a NoC. Despite the lack in the research work, segmented buses are popular in multi-processor systems and in FPGA interconnects. This paper fills this lack with two contributions. First, we propose a Satisfiability Modulo Theory (SMT) formulation. Secondly, we provide a technique to reduce the design-space explosion problem that is portable to other formulations (e.g., ILP, MILP) and to problems where the scheduling on units (e.g., bus, CPU) is multiplexed in time. We integrated these contributions in a state-of-the-art design tool that we employ for evaluation purposes with a set of streaming applications and a MPSoC platform. The resulting framework can study the performance of fixed interconnects as well as determine the optimal architecture among a set of candidates. Our reduction technique improves considerably the scalability of DSE. For our testbench, we reduce the SMT solver run-time from 20 up to 589 times.
Fichier principal
Vignette du fichier
dsd_gharbi.pdf (375 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02894654 , version 1 (09-07-2020)
hal-02894654 , version 2 (02-10-2020)

Identifiants

  • HAL Id : hal-02894654 , version 2

Citer

Amna Gharbi, Andrea Enrici, Bogdan Uscumlic, Ludovic Apvrille, Renaud Pacalet. Efficient and Exact Design Space Exploration for Heterogeneous and Multi-Bus Platforms. Euromicro DSD 2020, Aug 2020, Portorož, Slovenia. ⟨hal-02894654v2⟩
185 Consultations
235 Téléchargements

Partager

Gmail Facebook X LinkedIn More