Multi-resource scheduling for FPGA systems - Archive ouverte HAL Access content directly
Journal Articles Microprocessors and Microsystems: Embedded Hardware Design Year : 2021

Multi-resource scheduling for FPGA systems

Domains

Computer Science [cs] Modeling and Simulation Engineering Sciences [physics] Electronics Computer Science [cs] Hardware Architecture [cs.AR] Computer Science [cs] Computation and Language [cs.CL] Computer Science [cs] Cryptography and Security [cs.CR] Computer Science [cs] Embedded Systems

Renaud Pacalet  : Connect in order to contact the contributor

https://hal.telecom-paris.fr/hal-03483455

Submitted on : Thursday, December 16, 2021-3:11:41 PM

Last modification on : Tuesday, February 28, 2023-3:36:25 PM

Not file

Dates and versions

hal-03483455 , version 1 (16-12-2021)

Identifiers

Cite

Renaud Pacalet, Matteo Bertolino, Ludovic Apvrille, Andrea Enrici. Multi-resource scheduling for FPGA systems. Microprocessors and Microsystems: Embedded Hardware Design , 2021, 87, pp.104373. ⟨10.1016/j.micpro.2021.104373⟩. ⟨hal-03483455⟩

Export

BibTeX TEI Dublin Core DC Terms EndNote Datacite

Collections

INSTITUT-TELECOM TDS-MACS LTCI COMELEC LABSOC IP_PARIS
24 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More