Oversampling methods for A, in Oversampling Delta-Sigma Data Converter Theory, Design and Simulation, pp.17-53, 1992. ,
Technique des courants commutés pour les convertisseurs a suréchantillonnage ou sous-échantillonnage, p.54, 1997. ,
Delta-Sigma modulator based A/D conversion without oversampling, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.42, issue.12, pp.773-784, 1995. ,
DOI : 10.1109/82.476175
High-Speed Parallel Delta-Sigma Analog-to-Digital Converters, p.54, 1999. ,
Analog-Digital Conversion Handbook, pp.218-219, 1986. ,
An Inherently mnotonic 7-Bit CMOS ADC for video applications, IEEE J. Solid-State Circuits, issue.3, pp.21436-440, 1986. ,
An 8-bit High Speed CMOS ADC, IEEE J. Solid-State Circuits, issue.6, pp.21976-982, 1986. ,
DOI : 10.1109/jssc.1986.1052638
A 400-MHz input flash converter with error correction, IEEE Journal of Solid-State Circuits, vol.25, issue.1, pp.184-191, 1990. ,
DOI : 10.1109/4.50302
A 6-bit 125 MHz CMOS A/D Converter, Proc. CICC, pp.16-24, 1992. ,
A "Digital" 6-bit ADC in 0.25-µm CMOS ,
A high-speed 7 bit A/D converter, IEEE Journal of Solid-State Circuits, vol.14, issue.6, pp.14938-943, 1979. ,
DOI : 10.1109/JSSC.1979.1051301
A 10-bit 20-MHz two-step parallel A/D converter with internal S/H, IEEE Journal of Solid-State Circuits, vol.24, issue.1, pp.13-20, 1989. ,
DOI : 10.1109/4.16296
A multistep A/D converter family with efficient architecture, IEEE Journal of Solid-State Circuits, vol.24, issue.6, pp.1492-1497, 1989. ,
DOI : 10.1109/4.44984
A 10-bit 5-Msample/s CMOS two-step flash ADC, IEEE Journal of Solid-State Circuits, vol.24, issue.2, pp.241-249, 1989. ,
DOI : 10.1109/4.18582
A 12-b 5-Msample/s two-step CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.27, issue.12, pp.1667-1678, 1992. ,
DOI : 10.1109/4.173092
An 8-bit video ADC incorporating folding and interpolation techniques, IEEE Journal of Solid-State Circuits, vol.22, issue.6 ,
DOI : 10.1109/JSSC.1987.1052842
An 8-bit 100-MHz full-Nyquist analog-to-digital converter, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1334-1344, 1988. ,
DOI : 10.1109/4.90029
An 8-bit 650-MHz Folding ADC ,
CMOS folding ADCs with current-mode interpolation, Proceedings ISSCC '95, International Solid-State Circuits Conference, pp.274-278, 1995. ,
DOI : 10.1109/ISSCC.1995.535553
A 70 MSample/s 110 mW 8 b CMOS Folding Interpolation A/D Conveter, ISSCC Dig. Tech. Papers, pp.276-279, 1995. ,
An 8-bit 8-MHz CMOS Subraging 8-Bit A/D Converter, IEEE J. Solid-State Circuits, issue.6, pp.201138-1143, 1985. ,
A 14-bit 10- mu s subranging A/D converter with S/H, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1309-1315, 1988. ,
DOI : 10.1109/4.90026
An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H, IEEE Journal of Solid-State Circuits, vol.24, issue.6, pp.1485-1491, 1989. ,
DOI : 10.1109/4.44983
A 12-bit 500-ns subranging ADC, IEEE Journal of Solid-State Circuits, vol.24, issue.6, pp.1498-1506, 1989. ,
DOI : 10.1109/4.44985
A 10- b 75-MSPS Cubranging A/D Converter with Integrated Sample and Hold ,
DOI : 10.1109/4.62177
A 14-b 750-ns Subranging ADC with Slf-Correcting S ,
A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist, IEEE Journal of Solid-State Circuits, vol.34, issue.12, pp.1788-1795, 1999. ,
DOI : 10.1109/4.808903
A 100-MS/s 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3 ,
ALL-MOS Charge Redistribution Analogto-Digital Conversion Tecniques-Part I", IEEE J. Solid-State Circuits, pp.10371-379, 1975. ,
ALL-MOS Charge Redistribution Analog-to-Digital Conversion Tecniques-Part II, IEEE J. Solid-State Circuits, issue.10, pp.379-385, 1975. ,
A single chip all-MOS 8-bit A/D converter, IEEE Journal of Solid-State Circuits, vol.13, issue.6, pp.13785-791, 1978. ,
DOI : 10.1109/JSSC.1978.1052051
A Monolithic Charge-Balancing Successive Approximation A/D Technique ,
High-Resolution A/D Converter in MOS/LSI ,
A monolithic 12b+Sign successive approximation A/D converter, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.12-13, 1980. ,
DOI : 10.1109/ISSCC.1980.1156113
Circuit techniques for achieving high speed-high resolution A/D conversion, IEEE Journal of Solid-State Circuits, vol.15, issue.6, pp.151040-1051, 1980. ,
DOI : 10.1109/JSSC.1980.1051515
An Error-Correcting 14b/20ms CMOS A/D Converter, IISSCC Dig. Tech. Papers, pp.62-63, 1981. ,
Successive approximation analog-to-digital conversion at video rates, IEEE Journal of Solid-State Circuits, vol.16, issue.3, pp.147-151, 1981. ,
DOI : 10.1109/JSSC.1981.1051564
A fast latching current comparator for 12-bit A/D applications, IEEE Journal of Solid-State Circuits, vol.17, issue.6, pp.171088-1094, 1982. ,
DOI : 10.1109/JSSC.1982.1051865
A Monolithic 14 Bit A/D Converter, IEEE J. Solid-State Circuits, issue.6, pp.171112-1117, 1982. ,
A ratio-independent algorithmic analog-to-digital conversion technique, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.19828-836, 1984. ,
DOI : 10.1109/JSSC.1984.1052233
Autocalibration cements 16-bit performance" . Solid-State Circuits, pp.14101-106, 1986. ,
A 12-bit successive-approximation-type ADC with digital error correction, IEEE Journal of Solid-State Circuits, vol.21, issue.6, pp.211016-1025, 1986. ,
DOI : 10.1109/JSSC.1986.1052644
Fully differential ADC with rail-to-rail common-mode range and nonlinear capacitor compensation, IEEE Journal of Solid-State Circuits, vol.25, issue.1, pp.173-183, 1990. ,
DOI : 10.1109/4.50301
An 8-b 1.3-MHz successive-approximation A/D converter, IEEE Journal of Solid-State Circuits, vol.25, issue.3, pp.14880-885, 1990. ,
DOI : 10.1109/4.102691
Error correction techniques for high-performance differential A/D converters, IEEE Journal of Solid-State Circuits, vol.25, issue.6, pp.1318-1327, 1990. ,
DOI : 10.1109/4.62175
The Effect of Dielectric Relaxation on Charge-Redistribution A/D Converters ,
A 1-V, 8-bit successive approximation ADC in standard CMOS process, IEEE Journal of Solid-State Circuits, vol.35, issue.4, pp.642-646, 2000. ,
DOI : 10.1109/4.839925
12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1138-1143, 2001. ,
DOI : 10.1109/4.933473
A New Successive Approximation Architecture for Low-Power Low-Cost CMOS A/D Converter, IEEE J. Solid-State Circuits, vol.38, issue.1, pp.54-62, 2003. ,
Pipeline Analog-to-Digital Conversion with Charge-Coupled Devices, IEEE J. Solid-State Circuits, issue.2, pp.15255-257, 1980. ,
A pipelined 5-Msample/s 9-bit analog-to-digital converter, IEEE Journal of Solid-State Circuits, vol.22, issue.6, pp.22954-961, 1987. ,
DOI : 10.1109/JSSC.1987.1052843
A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1316-1323, 1988. ,
DOI : 10.1109/4.90027
A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS, IEEE Journal of Solid-State Circuits, vol.26, issue.4, pp.628-636, 1991. ,
DOI : 10.1109/4.75065
A wide-band 10-b 20 Ms/s pipelined ADC using current-mode signals, IEEE Journal of Solid-State Circuits, vol.26, issue.8 ,
DOI : 10.1109/4.90063
A 10-b 20-Msample/s analog-to-digital converter, IEEE Journal of Solid-State Circuits, vol.27, issue.3, pp.351-358, 1992. ,
DOI : 10.1109/4.121557
Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.39, issue.8 ,
DOI : 10.1109/82.168943
A 10-b 100-Msample/s pipelined subranging BiCMOS ADC, IEEE Journal of Solid-State Circuits, vol.28, issue.12, pp.1180-1186, 1993. ,
DOI : 10.1109/4.261990
A 10-b, 75-MHz two-stage pipelined bipolar A/D converter, IEEE Journal of Solid-State Circuits, vol.28, issue.12, pp.1187-1199, 1993. ,
DOI : 10.1109/4.261991
A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADC, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.1200-1206, 1993. ,
DOI : 10.1109/ISSCC.1993.280083
A 15-b 1-Msample/s digitally self-calibrated pipeline ADC, IEEE Journal of Solid-State Circuits, vol.28, issue.12, pp.1207-1215, 1993. ,
DOI : 10.1109/4.261994
A 14-b 2.5 MSPS Pipelined ADC With On Chip EPROM ,
A 10 b, 20 Msample/s, 35 mW pipeline A/D converter, IEEE Journal of Solid-State Circuits, vol.30, issue.3, pp.166-172, 1995. ,
DOI : 10.1109/4.364429
A 75-mW 128-MHz DS-CDMA baseband demodulator for high-speed wireless applications [LANs], IEEE Journal of Solid-State Circuits, vol.33, issue.5, pp.753-761, 1998. ,
DOI : 10.1109/4.668990
A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter, IEEE Journal of Solid-State Circuits, vol.37, issue.6, pp.674-683, 2002. ,
DOI : 10.1109/JSSC.2002.1004571
A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification, IEEE Journal of Solid-State Circuits, vol.38, issue.12, pp.2040-2050, 2003. ,
DOI : 10.1109/JSSC.2003.819167
A 1.4-v 10-bit 25-ms/s pipelined adc using opamp-reset switching technique, IEEE Journal of Solid-State Circuits, vol.38, issue.8, pp.1401-1404, 2003. ,
DOI : 10.1109/JSSC.2003.814427
URL : https://hal.archives-ouvertes.fr/in2p3-00017619
Time Interleaved Converter Arrays, IEEE J. Solid-State Circuits, issue.15, pp.1022-1029, 1980. ,
DOI : 10.1109/jssc.1980.1051512
Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer, IEEE Transactions on Instrumentation and Measurement, vol.40, issue.5, pp.831-835, 1991. ,
DOI : 10.1109/19.106306
A 10 b 50 MHz pipelined CMOS A/D converter with S/H, IEEE Journal of Solid-State Circuits, vol.28, issue.3, pp.292-300, 1993. ,
DOI : 10.1109/4.209996
An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS, IEEE Journal of Solid-State Circuits, vol.28, issue.4, pp.447-454, 1993. ,
DOI : 10.1109/4.210027
An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC, IEEE Journal of Solid-State Circuits, vol.30, issue.3, pp.173-183, 1995. ,
DOI : 10.1109/4.364430
A 10-b, 100-MS/s CMOS A/D converter, IEEE J. Solid-State Circuits, vol.32, pp.302311-302322, 1997. ,
A Digital Background Calibration Technique for Time-Interleaved Analog-to-Digital Converters, IEEE J. Solid-State Circuits, vol.33, issue.12, pp.1904-1911, 1998. ,
SFDR probability in time-interleaved ADCs with random channel mismatches, Proceedings of IBERCHIP 2003, pp.380-383, 2002. ,
Impact of Random Channel Mismatch on the SNR and SFDR of Time-Interleaved ADCs, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, pp.140-150, 2004. ,
DOI : 10.1109/TCSI.2003.821301
Digital Spectrum of Nonuniformly Sampled Signals: Theorie and Application-Measuring Clock/Aperture Jitter of an A/D System, IEEE Trans. on Instrumentation and Measurement, vol.39, issue.6, pp.145-147, 1990. ,
Explicit analysis of channel mismatch effects in time-interleaved ADC systems, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.48, issue.3, pp.261-271, 2001. ,
DOI : 10.1109/81.915383
A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration, IEEE Journal of Solid-State Circuits, vol.37, issue.12, pp.371904-1911, 2002. ,
DOI : 10.1109/JSSC.2002.804327
Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1 ,
DOI : 10.1109/TCSI.2003.821300
A 1-GHz 6-bit ADC system, IEEE Journal of Solid-State Circuits, vol.22, issue.6 ,
DOI : 10.1109/JSSC.1987.1052844
High-speed A/D conversion incorporating a QMF bank, IEEE Transactions on Instrumentation and Measurement, vol.41, issue.3, pp.427-431, 1991. ,
DOI : 10.1109/19.153341
Hybrid Filter Banks for Analog/Digital Conversion, 1997. ,
Design of hybrid filter banks for analog/digital conversion, IEEE Transactions on Signal Processing, vol.46, issue.4, pp.956-967, 1998. ,
DOI : 10.1109/78.668549
The design of sigma-delta modulation analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1298-1308, 1988. ,
DOI : 10.1109/4.90025
Top-Down Design of High-Performance Sigma-Delta Modulators, pp.14-53, 1997. ,
A 16 bit 4th Order Noise Shaping D/A Converter, IEEE Proc. CICC, pp.21-28, 1988. ,
A 17 bit oversampling D-A conversion technology using multistage noise shaping, IEEE Journal of Solid-State Circuits, vol.24, issue.4, pp.24969-975, 1989. ,
DOI : 10.1109/4.34079
Non conventional signal processing by the use of sigma delta technique: a tutorial introduction, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems, pp.2645-2648, 1992. ,
DOI : 10.1109/ISCAS.1992.230677
Analog FIR filters with an oversampled Sigma - Delta modulator, IEEE Trans. on Circuits and Systems-II : Analog and Digital Processing, p.14 ,
DOI : 10.1109/82.193321
A Single Columm Structure for Delta-Sigma Based IIR Filters, IEEE ISCAS, pp.2413-2416, 1992. ,
A Sigma-Delta Modulation based Analog Adaptive Filter, IEEE ISCAS, pp.2657-2660, 1992. ,
Oversampling Applied to Amplitude Modulation, IEEE ISCAS, pp.1641-1644, 1991. ,
A Sigma-Delta Based PLL for Non- Sinusoidal Waweforms, IEEE ISCAS, pp.2661-2664, 1992. ,
An Use of Limit Cycle Oscillation to Obtain Robust Analogto-Digital converters, IEEE communications, pp.298-205, 1974. ,
A Per Channel A/D Converter having 15 Segments µ255 Companing, IEEE communications, pp.33-42, 1976. ,
Noise Analysis of Switched Capacitor Network, IEEE J. Solide-State Circuits, p.18, 1976. ,
Analog MOS Intergrated Circuits for Signal Processing, p.97, 1986. ,
Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, Proceesing of the IEEE, p.123, 1996. ,
DOI : 10.1109/5.542410
A low-noise chopper-stabilized differential switched-capacitor filtering technique, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.708-715, 1981. ,
DOI : 10.1109/ISSCC.1981.1156191
Generalization of the Principle of Chopper Stabilization and Systems-I: Fubdamental Theory and Applications, IEEE Trans. on Circuit, vol.50, issue.18, p.75, 2003. ,
Spectra of Quantized Signals, Bell System Technical Journal, vol.27, issue.3, pp.446-472, 1921. ,
DOI : 10.1002/j.1538-7305.1948.tb01340.x
A Study of Rough Amplitude Quantization by Means of Nyquist Sampling Theory, IRE Transactions on Circuit Theory, vol.3, issue.4, pp.266-276, 1921. ,
DOI : 10.1109/TCT.1956.1086334
A neccessary and sufficient condition for quantization errors to be uniform and white, IEEE Trans. Acoust. Speech Signal Proc, pp.442-448, 1921. ,
Delta modulation, a method of PCM transmission using the 1-unit code, Philips Res. Rep, vol.7, pp.442-466, 1952. ,
Companded Delta Modulation for Telephone Transmission, IEEE Transactions on Communications, vol.16, issue.1, p.16, 1923. ,
DOI : 10.1109/TCOM.1968.1089799
Continuous delta modulation, IPhilips Res. Rep, vol.23, p.23, 1968. ,
Companded delta modulation for telephone transmission ,
A use of double integration in sigma delta modulation, IEEE Trans. on Comm, pp.249-258, 1985. ,
Principles of oversampling A/D conversion, J. Audio Eng. Soc, vol.39, pp.3-26, 1923. ,
Theory of SD analog to digital converter, IEEE ISCAS 94 Tutorials, pp.196-223, 1994. ,
An overview of sigma-delta converters, IEEE Signal Proccesing Magazine, pp.61-86, 1923. ,
DOI : 10.1109/79.482138
Improved signalto-noise ratio using trilevel delta-sigma modulation, Proc. 1987 IEEE Int ,
A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion, IEEE Journal of Solid-State Circuits, vol.26, issue.12, pp.1746-1756, 1924. ,
DOI : 10.1109/4.104165
A 1.8-V digitalaudio sigma-delta modulator in 0.8-mm CMOS, IEEE Solid-State Circuits, vol.32, p.783796, 1924. ,
URL : https://hal.archives-ouvertes.fr/pasteur-00683846
A noise-shaping coder topology for 15+ bit converters, IEEE Journal of Solid-State Circuits, vol.24, issue.2, pp.267-273, 1925. ,
DOI : 10.1109/4.18585
A high resolution multibit sigma-delta modulator with individual level averaging, IEEE Journal of Solid-State Circuits, vol.30, issue.4, pp.453-460, 1925. ,
DOI : 10.1109/4.375966
A rigorous error analysis of D/A conversion with dynamic element matching, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.42, issue.12, pp.763-772, 1925. ,
DOI : 10.1109/82.476174
Convertisseur analogique-numérique de type ?? pour applications en radiocommunication, p.25, 2000. ,
A higher order topology for interpolative modulators for oversampling A/D converters, IEEE Transactions on Circuits and Systems, vol.37, issue.3 ,
DOI : 10.1109/31.52724
Theory and practical implementation of a fifth-order sigma-delta A/D converter, J. Audio Eng. Soc, vol.39, pp.515-528, 1926. ,
An empirical study of high-order single-bit delta-sigma modulators, II : Analog and Digital Processing, pp.461-466, 1926. ,
DOI : 10.1109/82.242348
High-Order Single-Stage Single-Bit Oversampling A/D Converter Stabilized with Local Feeback Loops, IEEE Trans. on Circuits and Systems-II : Analog and Digital Processing, pp.19-25, 1926. ,
A Novel higher order interpolative modulator topology for high resolution oversampling A/D converters, p.26, 1987. ,
A topology for higher order interpolative coders ,
A third-order sigma-delta modulator with extended dynamic range, IEEE Journal of Solid-State Circuits, vol.29, issue.3, pp.193-202, 1994. ,
DOI : 10.1109/4.278340
A third-order sigma-delta modulator with extended dynamic range, IEEE Solid-State Circuits, vol.29, issue.3, pp.193-202, 1997. ,
Sigma-Delta Modulators, p.42, 1992. ,
DOI : 10.1007/978-1-4615-3138-8
Stability of the DPCM transmission system, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.39, issue.10, pp.705-722, 1992. ,
DOI : 10.1109/82.199897
Stability of a DPCM transmission system with an order t predictor, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.40, issue.1, pp.50-54, 1993. ,
DOI : 10.1109/81.215342
Stability Analysis of High-Order Modulators for Delta-Sigma ADCs, IEEE ISCAS, pp.1361-1364, 1993. ,
Analysis and Design of Nonlinear Feedback Control System, p.43, 1962. ,
An analysis of nonlinear behavior in delta - sigma modulators, IEEE Transactions on Circuits and Systems, vol.34, issue.6, pp.593-603, 1987. ,
DOI : 10.1109/TCS.1987.1086187
Stability analysis of high-order delta-sigma modulation for ADC's, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.41, issue.1, pp.59-62, 1994. ,
DOI : 10.1109/82.275660
On the stability of sigma delta modulators, IEEE Transactions on Signal Processing, vol.41, issue.7, pp.2322-2348, 1993. ,
DOI : 10.1109/78.224243
?? Modulation from the Perspertive of Nonlinear Dynamics ,
A Geometrc View of ?? Modulations, IEEE Trans. on Cir. and Sys. II, vol.39, issue.6, pp.402-405, 1992. ,
Stability analysis of the second order ???? modulator, Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS '94, pp.365-368, 1994. ,
DOI : 10.1109/ISCAS.1994.409383
Invariant Sets for general second order low-pass delta sigma modulators with dc inputs, IEEE Int. Symp. on Cir. and Sys, vol.6, pp.1-4, 1994. ,
Proving Stability of Selta-Sigma Modulators Using Invariant Sets, IEEE Int. Symp. on Cir. and Sys, vol.1, pp.633-636, 1945. ,
An Algorithm for Convex Positively Invariant Sets for Selta-Sigma Modulators I: Fundamental Theory and Application, IEEE Trans. on Cir. and Sys, vol.44, issue.1, pp.38-44, 1997. ,
A 192 ks/s sigma-delta ADC with integrated decimation filters providing -97.4 dB THD, Proceedings of IEEE International Solid-State Circuits Conference, ISSCC '94, pp.190-191, 1994. ,
DOI : 10.1109/ISSCC.1994.344675
A Sixth-order triple-loop sigma delta CMOS ADC with 90 dB SNR and 100 KHz band-width, IEEE ISSCC Dig. Tech. Papers, vol.37, pp.188-189, 1994. ,
A Comparison of Three Parallel DS A/D Converters, IEEE International Symposium on Circuits and Systems, pp.517-520, 1954. ,
An area efficient time-interleaved parallel delta-sigma A/D converter, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), pp.386-389, 1998. ,
DOI : 10.1109/ISCAS.1998.706957
Analyse spectrale des convertisseurs ?? a modulation de Hadamard, Proceedings of TAISA 2003, pp.49-52, 1971. ,
A Tme-Interleaved Chopper- Stabilized Delta-Sigma Analog to Digital Converter with Adaptive Equalization of Channel Gain Mismatch, IEEE, 2002. ,
A Time-Interleaved Chopper- Stabilized Delta-Sigma Analog to Digital Converter, IEEE Proceeding, p.71, 2002. ,
Chopper-Stabilised Sigma-Delta Modulator, IEEE ISCAS, pp.1286-1289, 1993. ,
Comparison of DC offset effects in four LMS adaptive algorithms, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.42, issue.3, pp.176-185, 1995. ,
DOI : 10.1109/82.372867
VHDL-AMS-a hardware description language for analog and mixed-signal applications, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.10, pp.1263-1272, 1999. ,
DOI : 10.1109/82.799677
VHDL-AMS : applications et enjeux industriels cours et exercices corrigés, p.88, 2002. ,
Sangiovanni-Vincentelli, and I. Vassiliou. A Top-Down Constraint-Driven Design Methodology for Analog Integrated Circuits, p.90, 1997. ,
The What and How of Top-Down System Design, TD Technologies Int, p.90, 1993. ,
A top-down design environment for developing pipelined datapaths, Proceedings of the 35th annual conference on Design automation conference , DAC '98, pp.236-241, 1998. ,
DOI : 10.1145/277044.277105
Design of mixed-signal systems-on-a-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, pp.1561-1571, 1990. ,
DOI : 10.1109/43.898832
ADVanceMS Reference Manual ,
Analysis of timing jitter in bandpass sigma delta modulators, IEEE Trans. on Circuit and Systems II, vol.46, pp.991-1001, 1994. ,
Analysis and Design of Analog Integrated Circuits ,
The Art of Computer Programming, p.98, 1998. ,
Efficient FPGA implementation of Gaussian noise generator for communication channel emulation, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445), pp.366-369, 1998. ,
DOI : 10.1109/ICECS.2000.911557
URL : https://hal.archives-ouvertes.fr/hal-00347213
Simulation techniques for systems with oversampling A/D converters, Sixth Annual IEEE International ASIC Conference and Exhibit, pp.523-526, 1993. ,
DOI : 10.1109/ASIC.1993.410773
A low-noise chopper-stabilized differential switched-capacitor filtering technique, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.128-129, 0123. ,
DOI : 10.1109/ISSCC.1981.1156191
Low-distortion switched-capacitor filter design techniques, IEEE Journal of Solid-State Circuits, vol.20, issue.6, pp.201103-1113, 0123. ,
DOI : 10.1109/JSSC.1985.1052447
Modélisation du transistor MOS submicronique: application à la conception de circuit intégrés analoques et mixtes en technologies CMOS et BICMOS, p.133, 1999. ,
900 mV differential class AB OTA for switched opamp applications, Electronics Letters, vol.33, issue.17, pp.1455-1456, 1997. ,
DOI : 10.1049/el:19970964
A 1.5-V-100-??W ???? modulator with 12-b dynamic range using the switched-opamp technique, IEEE Journal of Solid-State Circuits, vol.32, issue.7, pp.943-952, 1997. ,
DOI : 10.1109/4.597284
URL : https://hal.archives-ouvertes.fr/hal-00789025
A 900-mV low-power ???? A/D converter with 77-dB dynamic range, IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1887-1897, 1998. ,
DOI : 10.1109/4.735528
A High-Slew Integrator For Switched- Capacitor Circuits, IEEE Pro. Cir. and Sys. Conf, vol.29, issue.9, pp.1146-1149, 1994. ,
An enhanced slew rate source follower, IEEE Pro. Cir. and Sys. Conf, pp.144-146, 1995. ,
DOI : 10.1109/4.341742
A Linear MOS Transconductance Using Source Degeneration and Adaptive Biasing, IEEE Trans. on Cir. and Sys. II, Analog and Digital Processing, vol.48, issue.10, pp.937-943, 0127. ,
Conception en vue de la réutilisation de circuits analogiques Application : Modulateur Delta-Sigma à très faible tension, p.132, 2001. ,
A 100-MHz pipelined CMOS Comparator ,
High-Speed Low-Power Sigma-Delta Modulation for RF Baseband Channel Applications, p.133, 1997. ,
Noise sources and calculation techniques for switched capacitor filters, IEEE Journal of Solid-State Circuits, vol.17, issue.4, pp.742-752, 0140. ,
DOI : 10.1109/JSSC.1982.1051806
Noise analysis of switched capacitor networks, IEEE Transactions on Circuits and Systems, vol.30, issue.1 ,
DOI : 10.1109/TCS.1983.1085282
Performances theoriques et filtre optimal d'une architecture parallèle d'un CAN??, 2001. ,
Convertisseur analogique numérique basé sur la modulation sigma delta en combinaison avec l'entrelacement temporel, 2002. ,
An Interleaved Delta-Sigma Analog to Digital Converter with Digital Correction, IEEE Proceeding, p.4193, 2002. ,
Analysis of Time-Interleaved Delta-Sigma Analog to Digital Convergter, IEEE Proceeding, 2002. ,
Advatages of High-Pass ?? Modulators in Time-Interleaved ?? Analog to Digital Converter, 2002. ,
Avantages des modulateurs delta-sigma passe haut pour le convertisseur sigma-delta combiné avec l'entrelacement temporel, 2002. ,
Temporal and Spectral Analysis of Time-Interleaved High-pass Sigma Delta Converter, 2003. ,
Analysis of High Pass filter in High Pass Sigma Delta Modulator, 2003. ,
Modelisation et simulation d'un modulateur sigma delta passe haut avec VHDL-AMS, 2003. ,